Home List your patent My account Help Support us

Memory architecture optimized for random access

[Category : - Computers and computer accessories ]
[Viewed 1056 times]

In an embodiment, a plurality of memory dies is coupled as a memory block. The memory block has an access width defined as a system word length divided by a burst length associated with the plurality of memory dies. The burst length is greater than one. A single word having the system word length is written or read in a write operation or a read operation, respectively, through a write burst or a read burst, respectively, for random access memory operation with a granularity of the single word.

Patent publications:

US 8977930

Asking price:

Make an offer

Rate this patent

Great invention
Viewed: 1056 times

Seller:

drccomputer (United States)

Ask a question
or start a negotiation

Contact the seller

Share on social media